

FIGURE 1
(Prior Art)




FIGURE 2
(Prior Art)




FIGURE 3

(Prior Art)




FIGURE 4

(Prior Art)




FIGURE 5

(Prior Art)




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13




FIGURE 14A




FIGURE 14B




FIGURE 15




FIGURE 16




FIGURE 17




FIGURE 18




FIGURE 19

High-Speed Point-to- Point Channel Signals	Туре	S or D	Pin Quan	DRAM Signals	Туре	S or D	Pin Quan
Channel DATA	I/O	Dif	20	DRAM DATA	1/0	Sing	80
Channel CLK	1	Dif	2	DRAM CLOCK	0	Dif	8
Channel DESKEW CLK	0	Dif	2	DRAM REF CLK	0	Sin	2
Channel DRAM CLK	1	Dif	2	DRAM PLL CLK	ł	Dif	2
Channel DIRECTION Channel STROBE	ı	Dif	2	DRAM STROBE	I/O	Sing	12
ENABLE	1	Dif	2			Dif	·
Channel CONTROL BUS Channel Rev STROBE	I	Dif	4	DRAM CONTROL	0	Sing	8
ENABLE	00	Dif	2	DRAM ADDRESS	0	Sing	8
		Total	36			Total	120

FIGURE 20